Home » News and posts » 14th IEEE Santa Clara Valley Industry Spotlight – Overview of Chiplet Technology for AMD EPYC™ and Ryzen™
Industry Relations R6 Actvities Webinar

14th IEEE Santa Clara Valley Industry Spotlight – Overview of Chiplet Technology for AMD EPYC™ and Ryzen™

TOPIC: An Overview of Chiplet Technology for the AMD EPYC™ and Ryzen™ Processor Families

SPEAKER: Gabriel Loh, Senior Fellow at Advanced Micro Devices (AMD)
DATE: Tuesday, August 24th 2021, 6pm PT (Pacific Timezone)
REGISTER: https://forms.gle/dnHgyqRfwjFJDzGK8
WATCH PAST TALKS: https://youtube.com/playlist?list=PLb8j28CYROlwx1sgQmFUw7uMD1GCXbpfS
WEBSITE: https://site.ieee.org/scv/scv-corporate-liaison-program/
SPONSORS: IEEE CLP of SCV, IEEE Computer Society SCV Chapter; IEEE Industry Engagement

Abstract:

For decades, Moore’s Law has delivered the ability to integrate an exponentially increasing number of devices in the same silicon area at a roughly constant cost. This has enabled tremendous levels of integration, where the capabilities of computer systems that previously occupied entire rooms can now fit on a single integrated circuit. In recent times, the steady drum beat of Moore’s Law has started to slow down. Whereas device density historically doubled every 18-24 months, the rate of recent silicon process advancements has declined. While improvements in device scaling continue, albeit at a reduced pace, the industry is simultaneously observing increases in manufacturing costs. In response, the industry is now seeing a trend toward reversing direction on the traditional march toward more integration. Instead, multiple industry and academic groups are advocating that systems on chips (SoCs) be “disintegrated” into multiple smaller “chiplets.” This talk provides an overview of the technology challenges that motivated AMD to use chiplets, the technical solutions we developed for our products, and how we expanded the use of chiplets from individual processors to multiple product families.

Bio:

Gabe Loh is a Senior Fellow in AMD Research. He received his Ph.D. and M.S. in computer science from Yale University in 2002 and 1999, respectively, and his B.Eng. in electrical engineering from the Cooper Union in 1998. Gabe was also a tenured associate professor in the College of Computing at the Georgia Institute of Technology, a visiting researcher at Microsoft Research, and a senior researcher at Intel Corporation. He is a Fellow of the ACM and IEEE, recipient of ACM SIGARCH’s Maurice Wilkes Award, Hall of Fame member for the MICRO, ISCA, and HPCA conferences, (co-)inventor on over one hundred US patent applications and eighty granted patents, and a recipient of a U.S. National Science Foundation CAREER Award.

Best Regards,
Dejan Milojicic, IEEE Corporate Liaison Program of SCV Section and Computer Society Chapter Chair

 

Follow Us

Upcoming Local Events (GMT)

Sat 18

Region 6, online Area Meeting

September 18 @ 3:01 pm - 9:00 pm
Sat 18

Silicon-Based Phased Arrays for 5G

September 18 @ 4:00 pm - 6:00 pm
Sat 18

IEEE Region 6 Southwest Area Fall 2021 Meeting

September 18 @ 4:00 pm - 10:00 pm
Tue 21

IEEE Phoenix TEMS September Meeting

September 21 @ 1:00 am - 4:00 am
Tue 21

IEEE PES OREGON CHAPTER SEPTEMBER 21 MEETING

September 21 @ 7:30 pm - 8:30 pm

Upcoming Region & Volunteer Meetings (GMT)

Sat 18

Region 6, online Area Meeting

September 18 @ 3:01 pm - 9:00 pm
Sat 18

IEEE Region 6 Southwest Area Fall 2021 Meeting

September 18 @ 4:00 pm - 10:00 pm
Oct 02

IEEE R6 STUDENT LEADERSHIP TRAINING

October 2 @ 8:00 pm - 11:00 pm

Find Announcements

Past Announcements