Home » News and posts » 10th IEEE Santa Clara Valley Industry Spotlight – Memory Disaggregation
Announcements Industry Relations R6 Actvities Webinar

10th IEEE Santa Clara Valley Industry Spotlight – Memory Disaggregation

Please join us for the tenth Industry Spotlight session featuring Dr. Kimberly Keeton, a former Distinguished Technologist at Hewlett Packard Labs, https://www.linkedin.com/in/kimberlykeeton.

TITLE: “Memory Disaggregation: Think Outside the Box”
DATE/TIME: Tuesday, March 23rd 2021, 6pm PT (Pacific)
REGISTER & READ MORE: https://forms.gle/gzJXL3qw6rqpUSHQ6

SPONSORS: IEEE Santa Clara Valley (SCV), IEEE Computer Society + SCV Chapter; IEEE Industry Engagement


Data growth has turned memory into a major bottleneck. To cope with this bottleneck, memory-hungry applications are increasingly taking advantage of memory “outside the box” — leveraging advances in memory technologies and networking to increase their effective memory capacity. Disaggregated, or “far”, memory is attached to the network and can be accessed by remote processors without mediation from a local processor. Disaggregated memory architectures provide benefits to applications beyond traditional scale out environments, such as independent scaling of compute and memory resources, and an independent failure model that leaves data resident in the disaggregated memory unaffected by compute node failures. Some hurdles remain, however: although network bandwidth is improving, network latency still dominates the latency of disaggregated memory, leading to challenges to achieve good performance.

In this talk, I will review the trends that motivate disaggregated memory and outline the benefits that disaggregated memory architectures provide for applications. I will provide highlights from recent work to manage disaggregated memory-resident data in a performant fashion, through clever data structure design, intelligent caching, and efficient sharing, potentially leveraging minimal memory-side acceleration. I will also discuss how disaggregated memory can be exploited to improve application fault tolerance, by borrowing and adapting ideas from task-based programming models, concurrent programming techniques, and lock-free data structures. I will conclude by outlining some open challenges, going forward.


Dr. Kimberly Keeton is a former Distinguished Technologist at Hewlett Packard Labs. Her recent research focuses on data management for disaggregated persistent memory architectures. She has also worked in the areas of storage and information management, NoSQL databases, intelligent storage, and workload characterization. Her work has led to over 60 publications in refereed journals and conferences and 22 granted US patents, and has contributed to multiple products. She was a co-architect of the Express Query database, which provides metadata services for HPE’s StoreAll archiving solution. She has served as Technical Program Committee (PC) Chair for multiple top-tier research conferences on computer systems and storage, including USENIX Symposium on Operating Systems Design and Implementation (OSDI), ACM SIGMETRICS, ACM European Systems Conference (EuroSys), USENIX Conference on File and Storage Technologies (FAST), and IEEE/IFIP Dependable Systems and Networks Performance and Dependability Symposium (DSN/PDS). She acts as an industrial advisor to university research groups at Carnegie Mellon, ETH-Zurich, and the University of California at Berkeley. Kim received her PhD and MS in Computer Science from UC Berkeley, and her BS in Computer Engineering and Engineering and Public Policy from Carnegie Mellon. She is a Fellow of the ACM and the IEEE.





Follow Us

Find Announcements

Past Announcements

Local Events

Region Meetings